Efficiency of the computation bitwise pipelining in FPGA-based components of safety-related systems
Abstract
The use of computer systems like safety-related systems to ensure the functional safety of high-risk objects has raised them in the development of resources to the level of diversification. At the same time, the digital components, traditionally designed on the basis of array structures, remained at the lower level of a replication of resources. This discrepancy has created a problem of the hidden faults that can be accumulated in digital components during a prolonged normal mode and reduce their fault tolerance and system functional safety in the most critical emergency mode. Bitwise pipelines related to the level of resource diversification allow solving the problem of the hidden faults, but they are compelled to compete with the array structures, for which a powerful supporting infrastructure has been created for many decades.
The paper presents a comparative analysis of the efficiency of FPGA-basedbitwise pipelines and matrix structures. Studies have shown that bitwise pipelines exhibit high efficiency exceeding that of the matrix structures in terms of both performance and energy consumption, even when designing a matrix orientation on CAD. Since such orientation reduces the advantages of bitwise pipelines, a method is proposed to increase their efficiency, which improves their throughput and energy consumption, whilemaking a cеrtain concessionsto the matrix orientation of CAD. Thiswould beparticularly importantduring the transitional period, while the traditions of matrix domination are to be overcome and the of bitwise pipeline computing is to be formed.
References
Khàrchenko V. S., Sklyàr V. V., Tarasyuk O. M. [Analysis of accident risks for rocket and space technology: the evolution of causes and trends]. Radio Electronic and Computer Systems, 2003, no. 3, pp. 135-49. (Rus)
Brezhnev E. Risk-analysis in critical informational control system based on computing with words’ models. Proceedings of VII International Workshop Digital Technologies, Zhilina, Slovak Republic, 2010, pp. 19—20.
IEC 61508-1. Functional safety of electrical / electronic / programmable electronic safety related systems. Part 1: General requirements. Geneva: International Electrotechnical Commission, 2010.
Andrashov A., Kharchenko V., Siora A., Sklyar V., Volkoviy A. Certification of FPGA-based safety Instrumentation and Control platform in accordance with IEC 61508. The First International Workshop Critical Infrastructure Safety and Security (CrlSS-DESSERT 2011), Kirovograd, Ukraine, 2011, vol. 1, P. 148-152.
Bakhmach E., Herasimenko A., Golovyr V. et al. FPGAbased NPP I&C Systems: Development and Safety Assessment. RPC Radiy, NAU “KhAI” Publ., SSTC on Nuclear and Radiation Safety, p. 188.
Kharchenko V., Gorbenko A., Sklyar V., Phillips C. Green computing and communications in critical application domains: challenges and solutions. Proceedings of the 9th International Conference on Digital Technologies, Zhilina, Slovak Republic, 2013, pp. 191-197.
Drozd J., Drozd A. Models, methods and means as resources for solving challenges in codesign and testing of computer systems and their components. Proceedings of the Ninth International Conference on Digital Technologies. Zhilina, Slovak Republic, 2013, pp. 176-180. http://dx.doi. org/10.1109/DT.2013.6566307
Drozd J., Drozd A., Antoshchuk S. Green IT engineering in the view of resource-based approach. In book: Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control. Berlin, Heidelberg: Springer International Publishing, 2017, vol. 74, pp. 43-65. http://dx.doi.org/10.1007/978-3-319-44162-7_3
Drozd J., Drozd A., Antoshchuk S., Kushnerov A., Nikul V. Effectiveness of Matrix and Pipeline FPGA-Based Arithmetic Components of Safety-Related Systems. Proceedings of the 8th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technologyand Applications. Warsaw, Poland, 2015, pp. 785-789. http://dx.doi.org/10.1109/IDAACS.2015.7341410
Drozd A. V., Drozd Yu. V., Sulima Yu. Yu., Nikul V. V. Perspectives in the use of bitwise pipelining in the components of safety-related systems. Electrotechnic and Computer Systems, 2018, no. 28 (104), pp. 186-192. (Rus)
Shum W., Anderson, J.H. FPGA Glitch Power Analysis and Reduction. International Symposium on Low power electronics and design (ISLPED), 2011, pp. 27-32.
Vikas D. A review on glitch reduction techniques. International Journal of Research in Engineering and Technology, 2014, vol. 3(2), pp. 145-148.
Drozd M., Drozd A. Safety-Related Instrumentation and Control Systems and a Problem of the Hidden Faults. Proceedings of the 10th International Conference on Digital Technologies. Zhilina, Slovak Republic, 2014, pp. 137-140. http://dx.doi.org/10.1109/DT.2014.6868692
Panato A., Silva S., Wagner F. et al. Design of Very Deep Pipelined Multiplier for FPGAs. Proceedings Design, Automation and Test in Europe Conference and Exhibition, Paris, France, 2004. http://dx.doi.org/10.1109/DATE.2004.1269200
Cadenas O., Megson G. A clocking technique for FPGA pipelined designs. Journal of System Architecture, 2004, vol. 50, iss. 11, pp. 687-696. https://doi.org/10.1016/j. sysarc.2004.04.001
Wojko M. Pipelined multipliers and FPGA architecture. In: Lysaght P., Irvine J., Hartenstein R. (Eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol. 1673, Springer, Berlin, Heidelberg, 1999. https://doi.org/10.1007/978-3-540-48302-1_36
Abramovici M., Breuer M. A., Friedman A. D. Digital Systems Testing and Testable Design. Wiley-IEEE Press, New York, 1990, 652 p.
Mel'nyk A. O. Arkhitektura komp'yutera. Naukove vydannya [Architecture of the computer. Scientific publication]. Luts'k, Volyns'ka oblasna drukarnya, 2008, 470 p. (Ukr)
Drozd A., Sitnikov V. An online testing method for a digit by digit pipeline multiplier with truncated calculations. Proc. East-West Design&Test Conference, Yalta—Alushta, Ukraine, 2004, pp. 76-82.
Cyclone II Architecture. Cyclone II Device Handbook Version 3.1. Altera Corporation, 2007. Avaliable at: http://www. altera.com/literature /hb/cyc2/ cyc2_cii51002.pdf
Using TimeQuest Timing Analyzer. Altera Corporation — University Program, 2013. avaliable at: ftp://ftp.altera.com/up/pub/Intel_Material/13.0/Tutorials/ Timequest.pdf
PowerPlay Power Analysis. Quartus II Handbook Version 13.1.0. Altera Corporation. 2013. Avaliable at: http://www.altera.com/literature/hb/qts/qts_qii53013.pdf
Drozd O. V. et al. Prystriy dlya mnozhennya N-rozryadnykh chisel [A device for multiplying N-bit numbers]. Patent no. 117062 Ukr, 2018. (Ukr)
Copyright (c) 2018 Nikul V. V., Drozd A. V., Drozd J. V., Ozeransky V. S.

This work is licensed under a Creative Commons Attribution 4.0 International License.