[1]
V. H. Verbytskyi, V. I. Zolotarevskyi, Y. Y. Nikolaienko, L. I. Samotovka, and E. S. Tovmach, “Design and technological constraints in the design of high-voltage CMOS LSI circuits”, TKEA, no. 6, pp. 48-53, Dec. 2002.