Testable dual-channel logic circuits of digital comparators

Abstract

Testable dual-channel logic circuits of digital comparators intended for implementation in the form of printed circuit assemblies are considered. The testable logic circuits under consideration possess the property of self-checking with respect to single and unidirectional multiple stuck-at faults in the interconnections of their printed circuit assemblies.