Testable binary adder circuit with increased performance

Abstract

A testable functional-logic circuit of a binary adder is considered, based on a 4-bit section with simultaneous carry within sections and serial carry between sections, developed within the framework of the concept of "constant" testability of digital circuits. The proposed circuit features a checking test of length 11 with respect to all its single stuck-at faults.