A lot of projects based on digital processing systems use memory devices for data storing. Using a memory device, we must consider the possibility of faults appearing in this memory. These faults appear because of various defects that occur during the memory device operation [1]. Dynamic faults are a type of faults which can appear in the memory device [2]. To detect them, it is necessary to develop specific tests which are presented in different publications [3, 4]. These tests are March tests. The main idea of March testing is to write a value in every memory cell, read these cells and compare with written value. If there are no faults in memory, read and written values must coincide. A March test represent a sequence of write and read operations of 0 and 1 values in memory cells [5]. For example, March test MATS represent write 0 and read 0 from all memory cells and write 1 and read 1 from all memory cells. As we can see March tests are very simple. A feature of the March tests is the low algorithmic complexity, and as the result — the highest speed of the test execution. Also, March tests have good fault coverage. These advantages account for March tests being used nowadays [6]. On the other hand, March tests have a high hardware complexity.

An alternative testing method is pseudo-ring testing [7]. The main idea of pseudo-ring testing consists in LFSR (Linear Feedback Shift Register) passing through all memory cells and comparing final LFSR state with the expected one, which is described in this paper in more detail. For March test implementation we need to use a data generator for writing 0 and 1 in memory cells and result analyzer for reading memory cells. In pseudo-ring testing the data generator and result analyzer are merged in one LFSR, which provides a significant hardware resources reducing. Also, pseudo-ring tests can detect dynamic faults in bit-oriented memory [8]. Modern memory is word-oriented and when moving from bit-oriented memory to word-oriented memory, pseudo-ring testing needs changes in LFSR structure and LFSR initial states [9]. It means that new pseudo-ring tests must be determined for word-oriented memory. Only a few examples of pseudo-ring tests for a few static single and coupled faults in word-oriented memory are presented in literature [9, 10], which means that pseudo-ring testing is poorly understood for word-oriented memory and needs more research in this field.

The main purpose of this paper is to determine pseudo-rings tests for word-oriented memory and to determine resolution of these tests for single dynamic faults. Also, it is very important to compare the proposed pseudo-rings tests with the widely used March tests and to analyze algorithmic complexity of these tests and to analyze their resolution, also known as fault coverage.

Single dynamic faults are presented in detail in section 1 of this paper. In section 2 the main idea of the pseudo-ring methods is considered. In section 3 a few pseudo-ring tests for word-oriented memory are proposed, their resolution with respect to single dynamic faults is determined and a comparative analysis of pseudo-ring tests with March tests is carried out.
1. Dynamic memory faults

There are large number of faults occurring in memory. The most typical classification of known faults is presented in Fig. 1 [11].

In Fig. 1 dynamic faults are highlighted. They are usually divided into single dynamic and coupled dynamic faults. Let’s consider the single dynamic faults [12].

**Dynamic Read Disturb Faults (dRDF).** A cell has dRDF if a read operation immediately followed by a write operation (w0, r0 or w1, r1) in this cell cause an incorrect logical state at the output. There are four types of dRDF (0w0r0, 0w1r1, 1w0r0, 1w1r1).

**Dynamic Deceptive Read Disturb Faults (dDRDF).** A cell has dDRDF if a read operation immediately followed by a write operation (w0, r0 or w1, r1) in this cell returns the correct logical value, but the content of the cell changes. There are four types of dDRDF.

**Dynamic Incorrect Read Fault (dIRF).** A cell has dIRF if a read operation immediately followed by a write operation (w0, r0 or w1, r1) in this cell returns the incorrect logical value, but the content of the cell remains correct. There are four types of dIRF.

To detect these faults, it is necessary to perform certain operations, in this case, perform a read operation, which follows immediately after the write operation to a specific cell. This sequence of operations is performed by default in pseudo-ring testing. Let us consider this type of testing in more detail.

2. Pseudo-ring testing and detecting principle for dynamic single faults

Pseudo-ring testing is based on the LFSR (Linear Feedback Shift Register) passage through memory cells. LFSR is a test data generator and result analyzer. In the process of the LFSR passing, the memory cells are overwritten and read, which ensures the fault detection. To provide higher resolution, unlike pseudo-random testing, the LFSR repeatedly passes through memory cells a certain number of times, which is called iteration. The structure of the LFSR is defined by the structure of an irreducible polynomial, and the iterations differ in that the LFSR has different initial values at the beginning of each iteration. The structure of the LFSR, the initial states of the LFSR and the direction of the test determine the three main parameters that define the pseudo-ring test [13]. An example of iterative pseudo-ring testing is presented in Fig. 2.

**Fig. 2. An example of iterative pseudo-ring testing**

In Fig. 2 ‘i’ means the iteration number, ‘Init’ stands for the initial state of the LFSR, and ‘Fin’ is the final state of the LFSR. The final state of the LFSR is compared with the expected one [13]. If these two states are different, then a fault has been detected. Also, the final state of the LFSR based on a certain irreducible polynomial will coincide with the initial one if no faults were detected, provided that the number of memory cells is equal to the irreducible polynomial period.

For word-oriented memory tester, the LFSR structure is given by the structure of an irreducible polynomial over extended Galois fields [14]. This study deals with 4-bit memory testing. In this case, we can apply the irreducible polynomial $g(x)=1+2x+2x^2$ over the extended Galois field $(2^4)^4$ with the generating polynomial $p(x)=1+x+x^4$. The period of the polynomial will be equal to

$$T = (2^n)^m - 1,$$

where $n$ is the bit width of the memory cells, $m$ is the number of digits in the LFSR [14].

In our case, the period will be equal to $T = (2^4)^2 - 1 = 255$.

Thus, for 4-bit memory, the value of the memory cells with addresses 0 and 1 should be equal to memory cells with addresses 255 and 256.
Let’s consider in detail the principle of single dynamic faults detection by pseudo-ring tests.

3. Pseudo-ring tests resolution determining

Pseudo-ring tests resolution is determined practically, i.e., by simulating the pseudo-ring testing in the faulty memory, since it is rather difficult to analytically determine the resolution. For simulating pseudo-ring testing in the faulty memory, we can apply the algorithm described in detail in [15]. This simulation system can be implemented in Python 3. This programming language is the easiest to learn and has many auxiliary libraries, which greatly simplifies and speeds up the development process of any system.

Let us consider a test with the following parameters:

- the structure of LFSR is determined by the irreducible polynomial $g(x) = 1 + 2x + 2z^2$ over the extended Galois field $(22)^4$ with the generating polynomial $p(x) = 1 + x + x^4$;
- the initial state of LFSR:
  - 0000 0000
  - 0000 0001
  - 0000 0010
  - ... 
  - 1000 0000
- test direction: ascending addresses.

We shall call this test PS01 (pseudo-ring 01), where 0 is the first iteration, and 1 is all iterations in which there is 1 in the initial state. This test can also be written as $PS[\omega 0 \omega 1]$, where $\omega 0$ provides writing to all cells of logical 0 (the first iteration of the test), and $\omega 1$ provides writing to all cells of logical 1 (all remaining iterations of the test). The logical 1 with the displacement in the initial states of the LFSR, passing through all the bits of the LFSR (all test iterations except the first), provides writing to all memory cells of the logical 1, which is well described in the source [9].

When determining the resolution of the PS01 test with respect to dRDF, dDRDF and dIRF, it is important to use the pseudo-ring tester architecture with external loading of the initial state and unloading of the final state of the LFSR.

PS01 test based on the architecture shown in Fig. 3 can be called PS01e (pseudo-ring 01 external). Also, this test can be written as $PS[\omega 0 \omega 1]e$. This tester architecture provides the condition that each tested memory cell will be read two times. This feature will be important for detecting single dynamic faults. Let us proceed to the consideration of the PS01e resolution definition in relation to these faults.

The example of PS01e executing in memory with dRDF is presented in Fig. 4.

![Fig. 3. Pseudo-ring tester architecture for dynamic faults detecting](image)

**Fig. 3. Pseudo-ring tester architecture for dynamic faults detecting**

*Fig. 4. Example of dRDF detecting by PS01e*

In Fig. 4, $a$ shows an example when, during the testing process, the LFSR is at the memory cells with addresses $i, i+1$. At the next step of testing, the LFSR is at the memory cells with addresses $i+1, i+2$ (Fig. 4, $b$). In this example, a dRDF fault occurs in the cell $i+2$. The value 1 should be recorded in this cell. Fig. 4, $b$ shows that when reading cell $i+2$ the contents of this cell is inverted and instead of reading 1, 0 is read. The value written to the cell $i+3$ will be 1. This change in the cell $i+2$ also leads to the fact that the final LFSR state does not coincide with the expected one and, as a result, the fault will be detected.

The result of PS01e simulating in memory with dRDF is presented in Fig. 5.

In Fig. 5, $a$, the executed iterations are numbered 0, 1, 2, ... 8; 51.76% means that 51.76% of possible faulty cells with dRDF00 where detected by iteration 0; 76.08 means that 76.08% of all possible faulty cells with dRDF00 where detected by iterations 0 and 1; 93.24 means that 93.24% of all possible faulty cells with dRDF00 where detected by all 9 iterations of the test PS01e.

Fig. 5, $b, c, d$ present PS01e fault coverage for dRDF10, dRDF01 and dRDF11 respectively.

Also, Fig. 5 shows that PS01e detects all dRDF01, since in this case the next condition in each memory cell is provided: $0\omega 1 r 1$, that is, the reading 1 after the transition from 0 to 1. The remaining types of dRDF cannot be fully detected by this test. The algorithmic complexity of the PS01e test is $3 \cdot 9N = 27N$, where $N$ is the number of the memory cells. To detect dRDF00, we need to duplicate the operation $\omega 0$. To detect dRDF10, we can add operation $\omega 0$ at the end of the PS01e test. Thus, the PS01e test can be applied to detect all dRDF except dRDF11.
Algorithmic complexity of this test will be equal to $3 \cdot 11N = 33N$. To detect dRDF11, it is necessary to duplicate the operation $w_1$. The initial LFSR states for $w_1$ will look as is shown in Fig. 6.

In this case, the algorithmic complexity of the test will increase significantly: $3 \cdot 19N = 57N$, but all dRDF will be detected. This test could be written as PS[$w_0 w_0 2w_1 w_0$]e or PS001,0e.

Let us consider PS01e resolution in relation to other single dynamic faults. The example of PS01e executing in memory with dDRDF is presented in Fig. 7.

Fig. 7, a shows an example when, during the testing process, the LFSR is at the memory cells with addresses $i+1, i+2$. At the next step of testing, the LFSR is at the memory cells with addresses $i+2, i+3$ (Fig. 7, b). In this example, a dRDF fault occurs in cell $i+2$. The value 1 should be recorded in this cell.

Fig. 7, b shows that during the reading of $i+2$ cell, the content of this cell is inverted, but the correct state 1 is read. The written value to the $i+3$ cell will be 0. When the $i+2$ cell will be read again, the read value will not be 0 and as a result, not the expected value 1, but the value 0 will be written to the $i+4$ cell. This change will lead to the fact that the final LFSR state does not coincide with the expected one and, as a result, the fault will be detected.

The result of PS01e simulating in memory with dDRDF is presented in Fig. 8.

In Fig. 8, a, the executed iterations are numbered 0, 1, 2, ... 8; values in the right part mean how many of possible faulty cells with dDRDF00 where detected. For example: 89.9 means that 89.9% of all possible faulty cells with dDRDF00 where detected by 7 iterations of the PS01e. Fig. 8, b, c, d present PS01e fault coverage for dDRDF10, dDRDF01 and dDRDF11 respectively.

Fig. 8 shows that PS01e detects all dDRDF01. We can use the PS[$w_0 w_0 2w_1 w_0$]e or PS001,0e test to detect all dDRDF except dDRDF11, and we need to use the PS001,2,0e test to detect all dDRDF.
Let us consider PS01e resolution in relation to dIRF. The example of PS01e executing in memory with dIRF is presented in Fig. 9.

Fig. 9 shows an example when, during the testing process, the LFSR is at the memory cells with addresses $i+1, i+2$. In this example, a dIRF fault occurs in the $i+2$ cell. The value 1 should be recorded in this cell. During the $i+2$ cell reading, the contents of this cell remains correct, but the incorrect state 0 is read. The value 1 will be written to the $i+3$ cell and the final state of the LFSR will not coincide with the expected one, and as a result the fault will be detected.

The result of PS01e simulating in memory with dIRF is presented in Fig. 10.

In Fig. 10, $a$, the executed iterations are numbered 0, 1, 2, ... 8; values in the right part mean how many of possible faulty cells with dIRF00 where detected. For example: 81.57 means that 81.57% of all possible faulty cells with dIRF00 where detected by 4 iterations of the PS01e. Fig. 10, $b$, $c$, $d$ present PS01e fault coverage for dIRF10, dIRF01 and dIRF11 respectively.

Fig. 10 shows that PS01e detects all dIRF01. To detect all dIRF except dIRF11, we can use test PS[w0 w0 w1 w0]e or PS0010e, and to detect all dIRF, we must apply the PS00120e test.

Results of single dynamic faults detection by different tests are presented in the Table.

<table>
<thead>
<tr>
<th>Test</th>
<th>dRDF</th>
<th>dDRDF</th>
<th>dIRF</th>
<th>Algorithmic complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS01e</td>
<td>1/4</td>
<td>1/4</td>
<td>1/4</td>
<td>27N</td>
</tr>
<tr>
<td>PS0010e</td>
<td>3/4</td>
<td>3/4</td>
<td>3/4</td>
<td>33N</td>
</tr>
<tr>
<td>PS00120e</td>
<td>4/4</td>
<td>4/4</td>
<td>4/4</td>
<td>57N</td>
</tr>
<tr>
<td>March U</td>
<td>2/4</td>
<td>0/4</td>
<td>2/4</td>
<td>13N</td>
</tr>
<tr>
<td>March LA</td>
<td>2/4</td>
<td>2/4</td>
<td>2/4</td>
<td>22N</td>
</tr>
</tbody>
</table>

The Table presents the resolution and algorithmic complexity of the pseudo-ring tests and March tests for 4-bit memory [11, 12]. For example, ‘2 / 4’ means that a test fully detects two subtypes of faults from the four possible ones, $N$ indicates the number of memory cells. According to the results presented in the Table, pseudo-ring tests have higher algorithmic complexity, but at the same time they detect single dynamic faults well.

Conclusion

According to the research results presented in the paper, it can be argued that the pseudo-ring tests have a high resolution with respect to single dynamic faults in the word-oriented memory. The PS0010e test presented in this paper detects 75% of all dynamic single faults with an algorithmic complexity of 33N, where $N$ is the number of all memory cells. By comparison, the March LA test detects only 50% of all dynamic single faults with algorithmic complexity 22N. Thus, the algorithmic complexity of the pseudo-ring tests is higher than that of the March tests, but the detecting ability of the pseudo-ring tests is high, and their algorithmic complexity remains linear in comparison with classical testing methods.

REFERENCES


DOI: 10.15222/TKEA2018.5-6.03
УДК 004.33
С. С. ГРІЦКОВ, Г. Ф. СОРОКІН, Т. В. ШЕСТАКОВА
Молдова, м. Кишинів, Технічний Університет Молдови
E-mail: gritscov@gmail.com

ЗДАТНІСТЬ ПСЕВДОКІЛЬЦЕВИХ ТЕСТІВ ВИЯВЛЯТИ ДИНАМІЧНІ ОДИНОЧНІ НЕСПРАВНОСТІ У СЛОБООРИЄНТованіЙ Пам’яті

У даній роботі представлені одиночні динамічні несправності цифрової пам’яті і методи їхнього виявлення. Детально розглянуто такі динамічні несправності, як динамічне руйнувальне читання (Dynamic Read Destructive Fault — dRDF), динамічне уявне руйнуваче читання (dynamic Deceptive Read Destructive Fault — dDRDF) і динамічне некоректне читання (dynamic Incorrect Read Fault — dIRF).

Існують різні методики виявлення таких несправностей. Найбільш популярною методикою є маршові тести, оскільки такі тести мають лінійну алгоритмічну складність, яка визначаєм число операцій, що проводиться над кожною коміркою пам’яті в процесі тестування. Дана особливість визначає мінімальний час виконання тесту.

Альтернативою маршовим тестам є псевдокільцеві тести. Їхньою перевагою є низька апаратна складність. Псевдокільцеві тести мають лінійну алгоритмічну складність. Вони непогано досліджено для класичної однобітної пам’яті, але щодо словоорієнтованої пам’яті, тут дослідження псевдокільцевого тестування практично відсутні.

У даній роботі розглядаються псевдокільцеві тести по відношенню до одиночних динамічних несправностей на прикладі чотирьохбітної пам’яті. Представлена загальна ідея ітеративного псевдокільцевого тестування. Детально розглянуто принцип виявлення dRDF, dDRDF і dIRF, а також представлено здатність псевдокільцевих тестів виявляти дані несправності.

Показано, що псевдокільцеві тести мають не гіршу здатність виявляти вказані несправності, ніж маршові тести. За результатами роботи вони, що псевдокільцеві тести з алгоритмічною складністю (30—60)N, де N — кількість всіх осередків пам’яті, дозволяють покрити від 75 до 100% всіх одиночних динамічних несправностей, що вказує на можливість їхнього використання як альтернативи іншим тестам.

Ключові слова: динамічні одиночні несправності, псевдокільцеве тестування, ітеративність.
В данной работе представлены одиночные динамические неисправности цифровой памяти и методы их обнаружения. Детально рассмотрены такие динамические неисправности, как динамическое разрушающее чтение (dynamic Read Destructive Fault — dRDF), динамическое мнимое разрушающее чтение (dynamic Deceptive Read Destructive Fault — dDRDF) и динамическое некорректное чтение (dynamic Incorrect Read Fault — dIRF).

Существуют различные методики обнаружения данных неисправностей. Наиболее популярной методикой являются маршевые тесты, поскольку они обладают линейной алгоритмической сложностью, определяющей число операций, проводимых над каждой ячейкой памяти в процессе тестирования. Данная особенность определяет минимальное время выполнения теста.

Альтернативой маршевым тестам являются псевдокольцевые тесты. Их преимуществом перед другими существующими методами тестирования является низкая аппаратная сложность. Псевдокольцевые тесты неплохо изучены по отношению к классической однобитной памяти, однако их исследования в отношении словоориентированной памяти практически отсутствуют.

В данной работе рассматриваются псевдокольцевые тесты по отношению к одиночным динамическим неисправностям на примере четырехбитной памяти. Подробно рассмотрен принцип обнаружения dRDF, dDRDF и dIRF и представлена способность псевдокольцевых тестов обнаруживать данные неисправности.

Показано, что псевдокольцевые тесты обладают не худшей обнаруживающей способностью, чем маршевые тесты. По результатам работы видно, что псевдокольцевые тесты с алгоритмической сложностью \((30 - 60)N\), где \(N\) — количество всех ячеек памяти, позволяют покрыть от 75 до 100% всех одиночных динамических неисправностей, что указывает на возможность их использования как альтернативы существующим тестам.

Ключевые слова: динамические одиночные неисправности, псевдокольцевое тестирование, итеративность.