[1]
V. Antoniuk, A. Drozd, J. Drozd, and H. Stepova, “Checkability of the circuits in FPGA designs according to power dissipation”, TKEA, no. 1–2, pp. 3-9, Apr. 2019.